Abstract. This paper proposes a novel differential CMOS Schmitt trigger with adjustable hysteresis. The hysteresis of the proposed circuit is generated using cross-coupled pMOS or nMOS transistors, which can be tuned by engineering cross-coupled transistors current. By changing input voltage, the hysteresis window can also be adequately adjusted. Negative feedback has been introduced through CMOS differential amplifier which makes the circuit less sensitive to process, supply voltage and temperature (PVT) deviations. The proposed configuration uses TSMC 0.18 µm CMOS technology with 1.8 V supply voltage. Simulation results show that the switching voltage of the circuit can be tuned for target applications.
Introduction
A CMOS Differential Amplifier (CDA) is extensively used in analog and mixed-signal applications. CDA configuration is fully complementary and biased with negative feedback, which differs from the conventional CMOS differential amplifier. Moreover, CDA configuration comprises less die area, consumes less power and negative feedback that make the circuits less sensitive to Process, supply Voltage and Temperature (PVT) variations [1] .
Schmitt trigger is a bistable circuit which is extensively used in both analog as well as digital signal processing systems to improve the circuit immunity against noise and disturbances [2] and [3] . The traditional Schmitt trigger is generally realised using operational amplifiers and resistors connected in positive feedback, which has the drawback of high-power consumption. Dokic [4] proposed three different designs of single-ended Schmitt trigger. In his two designs, three transistors are connected between power and ground rails while in third design, four transistors are connected between power and ground rails. This particular stacked design became a basic building block to prepare many complex Schmitt trigger circuits but is not preferable for the application where the supply voltage is low. Steyaert et al. [5] introduced a novel CMOS Schmitt trigger comprising of two inverters with an extra feedback transistor. Wang [6] proposed a lowpower adjustable Schmitt trigger circuit. The most significant feature of this circuit is the hysteresis adjustment. Pfister [7] proposed a minor modification of [4] and converted it to the controllable hysteresis configuration. Kim et al. [8] introduced a new waveformreshaping circuit which is considered as an alternative to the conventional Schmitt trigger. This configuration is suitable for high-speed system design because it uses the ratioless inverters, and these inverters do not require extra standby current. Al-Sarawi [9] proposed a Low power Schmitt trigger circuit which consists of six transistors set in a complementary MOS structure. Zhang et al. [10] presented CMOS Schmitt trigger circuits with the help of a substrate-bias technique which is suitable for low voltage applications. Pedroni [11] introduced an open-loop approach for designing a Schmitt trigger circuit which allows low voltage and high-speed operation compared to other traditional approaches. Vipul [12] proposed two new inverter-based designs, which are immune to kickback noise arise from the subsequent blocks. Sapawi et al. [13] presented NAND gate based Schmitt Trigger design, which is suitable to operate for low voltage operation. Suresh [14] suggested modifications for Schmitt trigger circuit with self-bias transistor technique, which can operate for low power circuits. Meenali et. al. [15] presented Schmitt Trigger using body bias techniques to improve the timing and device leakage performance. Ke Lin et. al. [16] proposed PVT insensitive Schmitt trigger with fully adjustable hysteresis threshold voltages.
All the above-mentioned Schmitt Trigger circuits are single-ended configurations. Differential Schmitt trigger configuration developed from Allstot's design [17] , [18] and [19] which is designed especially to use in wireless applications. Wei et al. [18] and [19] presented differential Schmitt trigger specifically designed for Asynchronous Sigma Delta Modulator(ASDM), which is further modified in [19] and [20] for programmable hysteresis. Yuan [2] and [3] introduced two new differential Schmitt trigger configurations with tunable hysteresis. The first configuration has used an inverter to generate hysteresis, while the second configuration has used regenerative current-feedback, which is suitable for low power and high-speed applications. Ali Nejati [20] proposed ultra-low voltage differential Schmitt trigger using bulk-driven and sub threshold techniques.
In this paper, three novel differential Schmitt trigger configurations are proposed. The proposed configurations of Schmitt trigger make use of the fully complementary CMOS differential amplifier. In the first design, self-biasing technique is used to avoid the separate biasing circuit for amplifiers while the second and the third design require separate biasing to adjust the hysteresis width of the circuit. However, all three configurations do not require individual amplifier biasing circuits, which save the total power and die area of the configuration. Rest of the paper is organized as follows: Sec. 2. provides brief description about differential CMOS Schmitt trigger proposed by Yuan [2] . Detail explanation of proposed low voltage differential CMOS Schmitt trigger is given in Sec. 3. Simulation results of the proposed Schmitt trigger designed in TSMC-0.18 µm using 1.8 V supply voltage are discussed in Sec. 4. Conclusion of the work is given in Sec. 5.
Differential CMOS Schmitt Trigger
Yuan [2] proposed Differential CMOS Schmitt trigger consisted of diodes connected in a differential pair with additional current sources as shown in Fig. 1 . Hysteresis is introduced through two inverter circuits. For
, we first assume that the inverter feedback network (consists of M 7 -M 10 transistors) is
the threshold voltage of MOS
transistors, and V ss is the voltage at node SS. Hence
When the inverter network is activated and
By subtracting Eq. (3) from Eq. (2), V IN+ can be given by:
By comparing Eq. (1) and Eq. (4), it is apparent that the second term in Eq. (4) measures the change of the switching voltage when the feedback network is initiated.
Proposed Low Voltage Differential CMOS Schmitt Trigger
In this section, three different CMOS differential amplifier based Schmitt trigger configurations are presented.
In each circuit, additional transistors are connected in positive feedback, which introduces hysteresis in the circuit. Figure 2 shows proposed Schmitt trigger schematic, which consists of two CMOS inverters (M 1 -M 2 and M 3 -M 4 ) and two transistors M 7 and M 8 which are biased in the triode region. The tail currents of the differential amplifiers become adaptive by connecting the gates of M 7 and M 8 to the drains of M 3 and M 4 . PMOS transistors M 5 and M 6 add the hysteresis in the circuit. By keeping M 7 and M 8 transistors in the triode region, the proposed Schmitt trigger can deliver output switching currents that are significantly greater than its quiescent current. While in conventional CMOS differential amplifiers, switching currents can be limited by current-source [18] , [19] , [20] and [21] . This characteristic makes the proposed structure suitable for highspeed comparator applications. Considering the first case where hysteresis transistor M 6 is off, to make analysis simple, neglect the effect of channel length modulation. When V IN-< V IN+ , the drains of M 1 and M 2 rise and turn off the M 6 transistor. At the same moment, M 3 and M 4 transistors remain in saturation. Saturation current is given as
where
If switching point of the inverter structure which consists of M 3 and M 4 , is V TIN+
, V n and V p are the node voltages between M 3 and M 8 transistors and M 4 and M 7 transistors respectively.
In same manner:
and V TIN-is the switching point of the inverter structure consists of M 1 and M 2 transistors.
By subtracting Eq. (7) from Eq. (6) with assumption R 1 = R 2 , i.e., if both the inverters are having perfect device matching then V TIN-= V TIN+ . This shows that the switching of the circuit will occur when the input voltages become equal.
When M 6 transistor will be on, then positive feedback gets activated and current at the drain of M 3 and M 4 transistors would be:
If the I D6 is small compared to I D4 , Eq. (10) can be simplified by formula given in [2] .
V TIN+ R + 1 + 1 2
RV n + 1 2
With perfect matching assumption, R 1 = R 2 = R.
In same manner,
V TIN-R + 1 + 1 2
By subtracting Eq. (13) 
The change of the switching voltage can be quantified through Eq. (16) . It is also observed that the hysteresis can be adjusted through changing the feedback current, I D6 and I D5 .
So by adding two transistors at the source of M 5 and M 6 , the circuit can be converted into adjustable hysteresis configuration as shown in Fig. 3 .
The positive feedback can also be generated using nMOS transistors in place of pMOS transistors, which suggests the possible modification to the structure shown in Fig. 3 . The modified circuit with nMOS transistors is given in Fig. 4 . Use of nMOS transistors will shift the hysteresis window without significantly affecting its width. This will help in applications where low die area is required. 
Simulation Results
The Schmitt trigger circuits, shown in Fig. 2 , Fig. 3 and It is noted that the hysteresis window can be set by appropriate selection of V IN . As discussed earlier that first proposed Schmitt trigger design, which is shown in Fig. 2 , has used self-biased fully differential amplifier configuration, which is simulated through different PVT corners as per Tab. 1. The hysteresis width and power consumption for all the corners are depicted in Fig. 7(a) and Fig. 7(b) . It can be noted that the hysteresis width varies less than ±0.072 V and variation in power consumption is very less for most of the corners. These results indicate that self-biasing concept will reduce the sensitivity of proposed Schmitt trigger to PVT variations, regarding hysteresis width and power consumption.
From Fig. 8 , it is observed that the switching voltages and the hysteresis width of the circuit shown in Fig. 2 , depend upon the positive feedback which specifically depends upon the feedback transistors (M 5 and M 6 ) width. It is noticed that the higher hysteresis width can be obtained with larger feedback current. Here V IN+ value set to 0.8 V and W 5,6 are varied from 500 nm to 900 nm with increments of 200 nm. shows that by changing the V BIAS voltage V B2 , the lower switching voltage and width of hysteresis can be adjusted. Figure 10 shows the dependence of bias voltages V B1 and V B2 of nMOS transistors on the hysteresis width of the proposed configuration shown in Fig. 4 . Here V B2 varies from 0.8 m to 1.4 V and V B1 = 1.8 V. By comparing Fig. 9 and Fig. 10 it can be concluded that due to the presence of nMOS transistors in feedback, lower threshold value remains fixed and hysteresis width can be tuned by changing the upper threshold voltage. Sigma Delta Modulator (ASDM) (Fig. 13) , where the input signal is applied to g m -C integrator and then sent to the proposed Schmitt trigger. The waveform for the same is shown in Fig. 14 .
From Fig. 15 , it is observed that bias voltage (V B ) variation will create noteworthy change to the output current which will affect the total power consumption of the circuit. Layout for the Proposed Schmitt trigger, represented in Fig. 3 , is shown in Fig. 16 . It is drawn using 0.18 µm technology and occupies an area of 24.1 µm × 28.1 µm. Table 2 gives the comparison of existing Schmitt triggers with the proposed design. It shows that power consumption of the proposed Schmitt trigger circuit is quite low compared to existing differential Schmitt trigger design's simulation results, so it can be used in low power applications. The main advantages of the proposed circuit are differential configuration, variable hysteresis and fully complementary CMOS differential amplifier with no separate biasing require for amplifier, which makes it suitable for low voltage high-speed applications. 
Conclusion
Three improved CMOS differential Schmitt trigger designs are proposed in this paper. The novel design approach uses a self-biasing techniques with fixed hysteresis width that makes the circuit less sensitive to PVT variations. In other two designs, additional transistors and biasing circuits, are added, which convert the circuits in tunable hysteresis. Also, it has been proved through simulation results that Hysteresis width can [19] 0.6 µm 5 V D Variable 12+Bias 0.9 to 2.14 mW Katyal [12] 180 nm 2 V S Fixed 8 NA Suresh [14] 180 nm 0.8-1.5 V S Fixed 8 1.2 to 9.469 pW Meenali Janveja [15] 180 nm 0.5 V S Fixed 8 2.52 µW Ke Lin [16] 130 nm 1 V S Variable 28 2.51 µW be controlled by varying biasing voltage. Proposed circuits can also be used as comparator by adjusting the control voltage across the feedback transistors. Despite simple configuration, the proposed Schmitt trigger is useful for applications where power and area requirements are less.
